Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
74LVC
Logic Function
Buffer, Driver
IC Type
Buffer & Line Driver IC
Input Type
CMOS, TTL
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
5
Dimensions
3.05 x 1.75 x 1.3mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
€ 0.084
Each (In a Pack of 25) (ex VAT)
25
€ 0.084
Each (In a Pack of 25) (ex VAT)
25
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
25 - 100 | € 0.084 | € 2.10 |
125 - 225 | € 0.08 | € 1.99 |
250 - 600 | € 0.073 | € 1.81 |
625 - 1225 | € 0.065 | € 1.64 |
1250+ | € 0.061 | € 1.52 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
74LVC
Logic Function
Buffer, Driver
IC Type
Buffer & Line Driver IC
Input Type
CMOS, TTL
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOT-23
Pin Count
5
Dimensions
3.05 x 1.75 x 1.3mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22