Nexperia 74LVC2G74DP,125 D Type Flip Flop IC, CMOS, 8-Pin TSSOP
Technical Document
Specifications
Brand
NexperiaLogic Family
74LVC
Logic Function
D Type
Input Type
TTL
Output Type
CMOS
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
8
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
7.1 ns@ 50 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
3.1 x 3.1 x 0.95mm
Maximum Operating Temperature
+125 °C
Propagation Delay Test Condition
50pF
Length
3.1mm
Height
0.95mm
Width
3.1mm
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Product details
74LVC Family Flip-Flops & Latches, Nexperia
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
€ 20.29
€ 0.135 Each (Supplied on a Reel) (ex VAT)
Production pack (Reel)
150
€ 20.29
€ 0.135 Each (Supplied on a Reel) (ex VAT)
Stock information temporarily unavailable.
Production pack (Reel)
150
Stock information temporarily unavailable.
| quantity | Unit price | Per Reel |
|---|---|---|
| 150 - 270 | € 0.135 | € 4.06 |
| 300 - 720 | € 0.124 | € 3.71 |
| 750 - 1470 | € 0.114 | € 3.43 |
| 1500+ | € 0.105 | € 3.16 |
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Technical Document
Specifications
Brand
NexperiaLogic Family
74LVC
Logic Function
D Type
Input Type
TTL
Output Type
CMOS
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
8
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
7.1 ns@ 50 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
3.1 x 3.1 x 0.95mm
Maximum Operating Temperature
+125 °C
Propagation Delay Test Condition
50pF
Length
3.1mm
Height
0.95mm
Width
3.1mm
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Product details
74LVC Family Flip-Flops & Latches, Nexperia
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products